Abstract-In this paper, a fast acquisition scheme of pseudonoise (PN) sequences for direct-sequence spread-spectrum systems is proposed. The scheme exploits a new decision logic not only to estimate chip values, but also to check the reliability of the chip estimates. As a result, the internal state of a PN sequence generator is estimated more accurately. We derive the probability of finding a correct state estimate and show that the proposed scheme can reduce the average number of chips for acquisition when compared with the conventional scheme. It is also shown that the performance improvement is more noticeable in the moderate signal-to-noise-ratio range.
I. INTRODUCTION
I N A DIRECT-SEQUENCE spread-spectrum (DS/SS) receiver, the locally generated pseudonoise (PN) sequence is synchronized to the received PN sequence as the first step. The synchronization process generally consists of two steps: code acquisition and code tracking. Code acquisition is a coarse alignment process bringing the two PN sequences within a chip interval, whereas code tracking is a fine-tuning and synchronization-maintaining process [1] .
Since it is desirable for a DS/SS system to accommodate more users, the length of a PN sequence is getting longer, although the capacity is related more directly to the spreading gain. Hence, there is a need for faster synchronization methods; a considerable amount of research has been accomplished in the past decades [1] , [2] . The conventional serial search scheme has the advantage of a simple hardware, but the mean acquisition time becomes very long for long-period PN sequences. Several fast acquisition schemes have been developed at the cost of higher hardware complexity. One of these schemes uses a passive matched filter for initial searching and an active correlator for verification [3] . This double-dwell scheme reduces the mean acquisition time by several factors. The scheme in [4] uses a sequential test approach combined with a two-threshold comparator. The comparator allows the dwell time to vary during operation, which reduces the mean acquisition time to a certain degree without resorting to a passive matched filter. Unfortunately, due to the innate limitations of a serial search scheme, these improved schemes cannot still achieve the desired level of acquisition time when it comes to long-period sequences. If the hardware complexity is not a problem, a parallel-acquisition scheme may render a possible solution [5] , but the number of active correlators and matched filters involved increases in proportion to the order of the code period. Other investigations for improved serial search schemes using multiple-dwell and/or noncoherent correlators have also been accomplished in [6] - [8] .
The sequential-estimation scheme, first proposed in [9] , can be a breakthrough for synchronizing long-period PN sequences. This scheme directly estimates the state of a PN sequence generator, reducing the acquisition time considerably with a small increase in the hardware, where "state" refers to a set of the values in the shift register of a PN sequence generator. In theory, it is possible to achieve code acquisition in chips, where is the message length 1 of a PN sequence and is the correlation length for verification. As a comparison, a conventional serial search scheme requires chips in the ideal case, where denotes the code period for an -sequence. 2 However, the performance of the sequential-estimation scheme quickly degrades when the signal-to-noise ratio (SNR) is low, since the state-estimation process relies heavily on chip detection.
Modified schemes have been proposed to tackle the problem of the inaccurate chip detection of the sequential-estimation scheme at low SNR. The recursion-aided rapid acquisition by sequential-estimation (RARASE) scheme in [10] uses a small number of parity-check sums to verify the state estimate. This scheme accomplishes performance enhancement in the moderate SNR region, where most systems operate. More complex schemes with a majority logic decoder are devised in [11] - [13] , which use a large number of parity-check sums to generate multiple estimates for each chip. The final chip estimate follows the majority of these multiple estimates, improving the accuracy of each chip estimate but not the overall state estimate. Because of the inherent error-correcting capability of PN sequences, majority logic decoding provides better chip estimates at relatively low SNRs at the cost of higher hardware complexity. Another sequential-estimation scheme with improved acquisition performance at low SNR has been proposed in [14] , where the performance enhancement is attained by accumulating each chip of the received seeds (the first received chips of a PN sequence).
In this paper, we propose a new decision logic for performance improvement. The proposed decision logic is a two-threshold comparator, which produces chip estimates and at the same time checks the reliability of the chip estimates using parity-check sums, where a "chip estimate" is an output of the decision logic. Note that a majority logic is a one-threshold comparator. By finding consecutive estimates, which are correct and reliable, out of more than chip estimates, the proposed scheme improves the certainty of a state estimate and, consequently, the system performance. It is noteworthy that the increase in the hardware complexity due to the proposed decision logic is negligible when the majority logic decoder has already been used.
II. SYSTEM DESCRIPTION AND PERFORMANCE ANALYSIS

A. System Description
A block diagram of the proposed scheme is shown in Fig. 1 . Let the transmitted PN sequence be represented by a code vector where each entry is a random variable on with equal probability. The entries correspond to chips in an -sequence and the channel condition imposed on each entry is assumed to be independent. An additive white Gaussian noise (AWGN) with one-sided power spectral density of is superimposed on the transmitted sequence, forming a received vector . Binary quantization is applied to the first entries in , resulting in a vector whose entries are random variables on . The parameter stands for the smallest span of chips necessary to evaluate parity-check sums, where is an even number. 3 An approximation (1) 3 An odd number for l + 1 is assumed for convenience to avoid ties. This assumption can be relaxed without difficulty.
based on random permutation is usually used [12] since the exact value of is difficult to evaluate. This approximate value shows a good agreement with the true one when is large enough.
Due to the complete orthogonality [15] of the -sequence, we can always find parity-check sums orthogonal to a specific chip . That is, for different offset pairs , we have
The specific values for depend on the particular code used. Using all the parity-check sums requires a large storage when is large. Therefore, some tradeoff between the hardware complexity and the performance is necessary. Only parity-check sums will be used in this paper, as in the systems considered in [11] - [13] .
From parity-check sums are calculated. The proposed decision logic tries to make the best chip estimate based on the parity-check sums and the chip to be estimated. The proposed decision logic then judges the reliability of the estimate and decides whether to use the chip estimate as a part of the state estimate. The rest of the proposed system is similar to the system employing the rapid-acquisition-by-sequential-estimation (RASE) scheme considered in [9] .
The switch is set to "S" and the system receives the first chips without making any chip estimate. When the leftmost set of registers is filled, the chip estimates are produced as an output of the proposed decision logic, which is then loaded into the PN sequence generator, if the estimate is decided to be reliable. Starting from the th chip, each received chip gives an estimate based on itself and its previous chips until the reception of the th chip. Here, denotes the number of chips necessary for the proposed decision logic to produce chip estimates and is the number of redundant chip estimates to improve the state estimate.
The proposed decision logic judges the reliability of each chip estimate using the parity-check sums and decides when to move the switch from S to P. Unlike the majority logic decoder, the proposed decision logic assumes a chip estimate to be valid if there is a difference no less than between the numbers of zeros and ones from the parity-check sums. Here, is a threshold value, an adjustable integer in the range . If consecutive and reliable chip estimates are found, the switch is moved from S to P without waiting for all the chip estimates and the correlation process is initiated. If a switching from S to P does not occur until the chip estimates, the last chip estimates from a total of estimates are used, although some of them may be unreliable.
The correlation between the local PN sequence and the input signal is performed over , where is the chip duration of a PN sequence and a coherence assumption is made. Here, , where is the correlation length of the conventional scheme with only the majority logic decoder. The correlator output is then compared with an adjustable threshold . If the correlator output exceeds the threshold, acquisition is acknowledged and the PN sequence generator continues to operate on its own. If not, the switch is moved from position P to S and the chip estimation process for the state estimation is repeated. Note that only , not , additional chips are necessary to form a new state estimate, since the registers in the figure are already filled at this time.
B. Majority Logic Decoder
In this and subsequent sections, the theoretical performance of the proposed system is evaluated. As the first step, correct chip estimation probability of the majority logic decoder is considered.
From the assumptions described in the previous section, the th entry of the received vector is where is the power of the chip and are zero-mean, independent identically distributed (i.i.d.) Gaussian random variables with variance . The probability that is incorrectly estimated is (3) for where and . Hence, the probability of correct chip estimation is (4) The th parity-check sum is , .
Note that we have added the "0th parity check" , the chip currently being estimated, to the set of regular parity-check sums.
Because of the cyclic property of an -sequence, the paritycheck sums for the other chips can be found by simply shifting the storage in Fig. 1 . The probabilities of estimating , incorrectly and correctly, are [11] (6)
respectively. Using the error-correcting property of the -sequence, effective decoding schemes have been proposed to improve the probability of correct chip estimation. The majority logic decoder is one such possible option, which directly uses the received chips instead of calculating the syndrome [15] . The probabilities of correct and incorrect chip estimation for the majority logic decoder using parity-check sums are [11] ( 8) and (9) respectively.
C. Proposed Decision Logic Decoder
The proposed decision logic estimates the value (0 or 1) of a chip and, at the same time, decides if the chip estimate is reliable. More specifically, its function is the same as the majority logic decoder in the estimation of a chip. In addition, the proposed decision logic decides the chip estimate to be reliable if the difference between the numbers of ones and zeros from the parity-check sums is no less than ; otherwise, the estimate is decided to be unreliable.
To analyze the proposed scheme, we define four probabilities: that a chip is estimated to be reliable and correct, reliable and incorrect, unreliable and correct, and unreliable and incorrect are denoted by , and , respectively. Clearly, we have . Using Table I , it is straightforward to get (10) since the proposed decision logic decides that an estimate is reliable and correct when the number of errors in the paritycheck sums is less than or equal to or when the number of errors in the parity-check sums is and is correct. (We define when is less than .) Similarly, the proposed decision logic decides that an estimate is reliable and incorrect when the number of errors in the parity-check sums is greater Next, the proposed decision logic decides that an estimate is unreliable and correct when the number of errors in the parity-check sums is in the range when the number of errors in the parity-check sums is and is correct or when the number of errors in the parity-check sums is and is incorrect. Therefore, we have (12) Finally, the proposed decision logic decides that an estimate is unreliable and incorrect when the number of errors in the parity-check sums is in the range , when the number of errors in the parity-check sums is and is incorrect or when the number of errors in the parity-check sums is and is correct. We thus have (13) Without loss of generality, we may practically assume that , in which case it is straightforward to see that we have and Now the probability of finding a correct state estimate can be evaluated using , and . In Appendix A, we have shown (14) , at the bottom of the page, where , and represent the probability of finding no sequence of consecutive chips decided to be reliable among chips. The function can be expressed as (36) or (37) 
An implication of (15) and (16) is that the probability of the proposed scheme is greater than that of the conventional scheme using only the majority logic decoder, since we have for the conventional scheme.
D. Detection and False-Alarm Probabilities
When the state estimate is correct, the probability density function (pdf) of the correlator output after chips is
where is the worst case correlation length. For the threshold value , the probability of detection is (18) where . When the state estimate is incorrect, on the other hand, the pdf is (19) and the false-alarm probability is (20)
E. Average Number of Chips for Acquisition
The generating function can be found with the signal flow graph in Fig. 2 [16] . After some rearrangements, we have (21), shown at the bottom of the page, where is the number of chips for false-alarm penalty. Setting equal to one after differentiation with respect to , the average number of chips for acquisition (which is equivalent to the average acquisition time) is obtained to be (22) Since , and is usually chosen to satisfy , (22) can be approximated as (23) Therefore, maximizing will result in the least number of necessary chips. Fig. 3 shows the difference between for the proposed system and that for the conventional system (that is, the system using only the majority logic decoder, but not the reliability-verifying function of the proposed decision logic decoder) as a function of when if if (14) (21) , and . At all values of SNR, increases, reaches a maximum, and then decreases as increases. This can be explained with Fig. 4 , which shows the probability of detection (dashed-dotted line) when is fixed to and the probability of correct state estimation (dotted line). The probability of detection is close to 1 when is small and starts to decrease monotonically once is greater than some value. For example, the value of at which starts to decrease is about 230 and 140 chips at SNR 1 dB and 5 dB, respectively. On the other hand, the probability of correct state estimation shows a monotonic increase with . As a result, the product follows the behavior shown in Fig. 3 . An interpretation of Fig. 3 is that there is an optimal value of at each SNR, which maximizes . The curves of in Fig. 3 become almost flat when the SNR is either large or small. Because of the negligible change in the curve with respect to , a small value of can be chosen to maintain the same level of complexity and performance as the conventional scheme in these cases. The peak values of are noticeable in the moderate SNR region and better performance can be achieved over the conventional scheme by using the optimal values of . In this paper, we are not concerned with how to find an optimal value of , which can be chosen based on various restrictions. For example, the estimation error of the SNR is an important ingredient for robust performance.
III. NUMERICAL AND SIMULATED RESULTS
In this section, the performance of the proposed scheme is evaluated and compared with the conventional scheme employing only the majority logic decoder. The performance comparisons between the conventional scheme with the majority logic decoder and others are given in [11] - [13] . The conventional scheme with the majority logic decoder has been shown to Fig. 4 . Probability of detection and the probability of correct state estimation when P is fixed to 10 . 1) be superior to the RARASE technique at SNR less than 0; 2) be usually comparable to parallel schemes with an advantage in the hardware complexity; 3) offer performance improvement over the other techniques, such as serial search methods under certain conditions. Thus, it is sufficient here to compare the proposed scheme with the conventional scheme using the majority logic decoder.
In evaluating the performance, the following parameters are used:
• PN sequence of chips generated from a primitive polynomial of order ; • , and 60 redundant chips to improve the probability of correct state estimation; • correlator with correlation length ; • and 40 (that is, 21 and 41 parity-check sums in total); • , and 3 to investigate the conservativeness of the proposed decision logic ( is identical to the conventional scheme employing only the majority logic decoder);
• false-alarm penalty of chips; is fixed to ; • no residual chip offset. There are mainly two adjustable parameters in the proposed decision logic: the first is and the other is . We will mainly concentrate on the effect of these two parameters, but we will also consider , which influences both the majority logic and proposed decision logic decoders. . Here, is the average number of chips for acquisition of the proposed system with for different values of and is the average number of chips for acquisition of the conventional systems using the majority logic decoder. In Figs. 5 and 6, the points (square, triangle, or diamond) represent the result from a Monte Carlo simulation when the number of acquisitions is 50 000 and the lines are the results from numerical calculations with (22). As explained earlier, the average number of chips for acquisition can be reduced up to about 30%, depending on the value of , because of the increase in . Although the "moderate" SNR ranges are different for different s, the performance of the proposed scheme is always better than that of the conventional scheme in these ranges. In the figures, we can also observe the effect of a larger : performance improves at lower SNR and there is more performance improvement in general. Fig. 6 is to investigate the effect of the threshold value used in the proposed decision logic. It shows the average number of saved chips in ratio (24) when , where is now the average number of chips for acquisition of the proposed system with for different values of . It is noteworthy to see that gives the best performance in this figure: in fact, it is always observed that the performance improves and then deteriorates as the value of increases. This can be explained as follows. In the proposed system, some performance is gained from the increase in by making a more conservative decision than the conventional scheme, while some performance loss is caused by the increase in . Both and increase as increases, but the rate of increase is greater for . Therefore, an increase in beyond a certain limit would not allow an overall performance improvement. Although we do not have a proof, we believe that this limit lies in for Fig. 6 . We have observed that the performance increases between and 1 and that it decreases between 1 and 2.
IV. CONCLUDING REMARK
In this paper, a PN code-acquisition scheme is proposed based on a new decision logic decoder, which can be viewed as a combination of a majority logic decoder and an additional reliability verifier. With a negligible increase in the hardware complexity, the average number of chips for code acquisition of the proposed system in the moderate SNR range is smaller than that of the conventional scheme, which uses only the majority logic decoder. The performance improvement of the proposed system is achieved by the increased probability of correct state estimation at the expense of decreased probability of detection. It is also shown that the performance enhancement is maintained in a wide range of SNR with an exception at very low SNR. Furthermore, soft-decision techniques can be used to achieve better performance with the help of some additional hardware.
Clearly, extensions of the proposed scheme for noncoherent environment [7] , [8] in the presence of phase uncertainties and/or Doppler effect are interesting topics to investigate. Performance analysis of the proposed system in multiple access environment such as the direct-sequence (DS)/code-division multiple-access (CDMA) systems is also an interesting investigation.
APPENDIX A DERIVATION OF
The probability of finding a correct state estimate can be obtained by adding two probabilities: the first is the probability of finding a correct and reliable sequence of length among chips and the other is the probability of finding no such reliable sequence, but the last chips are estimated to be correct.
As explained in Section II-A, the estimation process stops when a reliable sequence of length is found. Thus, the probability of having a desired sequence in chips is and that of getting one in chips is for in , where is defined in Appendix B. Therefore, the probability is
To evaluate , let be the probability that all the last chips are correctly estimated, at least one of the last chips is decided to be unreliable, and no sequence of consecutive chips is decided to be reliable among chips, (14) using (25) and (32).
APPENDIX B DERIVATION OF
The function represents the probability of finding no sequence of consecutive chips decided to be reliable among chips: it is noteworthy that is a nonincreasing function of . To find a recurrence relation of , we first define a new probability : let be the probability that neither the last chips are decided to be reliable nor there is a sequence of chips decided to be reliable. Based on the definitions of and , we have 
where is the rate of decrease of . It is interesting to note that the nonpositive function is nondecreasing for and is minimum (that is, the absolute value is maximum) at . 
